Low-power design methodology and techniques – industrial perspective

SUMMARY

Power has become a critical metric and key differentiator in sub-65nm designs, due to growing power density driven by technology scaling and chip integration. This tutorial provides overview of the low-power design methodologies and techniques in production design perspective, emphasizing on the real design considerations and impact on chip success. We shall discuss pros and cons of the methods and techniques considering impacts on chip design schedule, yield, and overall power-performance target. We shall also provide design guidance and recommendations in various design steps and decision making points, based on our years of successful experience in production low-power SOC designs. This tutorial will start with overview of power related challenges in sub-60nm design and state-of-the-art power reduction techniques focusing on the power-gating and the voltage/frequency scaling which are the two advanced power reduction methods used effectively in sub-65nm production low-power designs. We shall explain when, where and how these methods and techniques should be applied to a chip based on the design goals and time-to-market requirement. We shall also cover production low-power design methodology and flow with power intent and unified design environment.

The objective of this half-day tutorial is to addresses the needs in low-power design industry.

PRESENTERS

Dr. Kaijian Shi, Solution Architect, Cadence Design Systems, kaijians@cadence.com

PRESENTERS BIOGRAPHIS

Kaijian Shi is Solution Architect in Cadence Design Systems, specializing in low-power design methodology and implementation. He has worked as a consultant on more than 11 leading-edge commercial low-power designs all taped out successfully. Dr. Shi is one of those in EDA and semiconductor industry who pioneer the low-power implementation methodology developments for production chip design. He has been a key contributor to the development of the advanced low-power production design flow in a leading semiconductor company which he has been consulting for. Dr. Shi co-authored the book "Low Power Methodology Manual for System-on-Chip Design" and has published 53 papers in journals and international conferences. He holds a Ph.D. degree from University of Kent at Canterbury, UK since 1994. Dr. Shi is Technical Program co-Chair of the 25th IEEE SoC Conference in 2012. He was Chairman of IEEE Dallas Section in 2006 and Chairman of IEEE Circuits and System Society Dallas Chapter in 2004. He was Workshop chair and then publicity chair of IEEE SoC Conference 2008-2011 and program committee members of IEEE ISVLSI (2006-2008) and DesignCon (2004-2008).

PRESENTERS' PUBLICATIONS (LOW-POWER RELATED)

1. (book) David Flynn, Michael Keating, Robert Aitken, Alan Gibbons and Kaijian Shi , "Low Power Methodology Manual

for System-on-Chip Design", Springer, 2007

- 2. Kaijian Shi, Zhian Lin, Yi-min Jiang, Lin Yuan "Simultaneous Sleep Transistor Insertion and Power Network Synthesis for Industrial Power Gating Designs", Journal of Computer, Academy Publisher Vol. 3 No.3 March, 2008
- 3. Kaijian Shi and David Tester "Well Tapping Methodologies In Power-Gating Design", IEEE SoC Conference, Sep. 2011
- Kaijian Shi and David Flynn, "Power Gating Design Tradeoffs And Considerations In Production Low-power Designs", Proc. IEC DesignCon, Feb., 2009
- 5. Kaijian Shi, "Area and Power-Delay Efficient State Retention Pulse-triggered Flip-flops with Scan and Reset Capabilities", Proc. International Conference of Computer Designs (ICCD), Oct., 2008
- 6. Kaijian Shi, Jingsong Li, "A Wakeup Rush Current and Charge-up Time Analysis Method for Programmable Power-Gating Designs", IEEE SoC Conference, Sep. 2007
- 7. Kaijian Shi, Julio Hernandez, Joe Geisler, "IR-drop analysis of a complex power-gating design", Proc. SNUG-Boston, 2007
- 8. Kaijian Shi, Zhian Lin, Yi-min Jiang, "A Power Network Synthesis Method for Industrial Power Gating Designs", Proc. IEEE Int. Symposium on Quality Electronic Design (ISQED), March, 2007
- 9. Kaijian Shi and David Howard, "Sleep Transistor Design and Implementation Simple Concepts Yet Challenges To Be Optimum", Proc.. IEEE VLSI-DAT, April, 2006
- 10. David Howard & Kaijian Shi, "Power-On Current Control In Sleep Transistor Implementations", Proc.. IEEE VLSI-DAT, 2006
- 11. Kaijian Shi and Jason Binney, "Low Power Design Methodologies and Optimization for Sub-90nm ASIC", Proc. DesignCon, Feb. 2005
- 12. Kaijian Shi and Jason Binney, "Design Optimization Methodologies for Low-Leakage Power Designs in Sub-90nm Technology", Proc. Euro DesignCon, Oct. 2004
- 13. Kaijian Shi, James Song et. al "Hierarchical Timing Closure Methodology for OMAP[™]: An Open Multimedia Application Platform", Proc. IEEE Conference on ASIC (ASCION2003), Oct., 2003
- 14. James Song, Kaijian Shi, et. al. "A Low Power Open Multimedia Application Platform for 3G Wireless", Proc. IEEE International SOC Conference, Portland, Sep., 2003
- 15. Kaijian Shi, James Song et. al. "Clock distribution and balancing Methodology for a large and complex ASIC", Proc. IEC DesignCon-East, Boston, Jun., 2003 (invited paper)
- 16. Kaijian Shi and Craig Godwin, "Hybrid Hierarchical Timing Closure Methodology for a High Performance and Low Power DSP", Proc. ACM/IEEE Design Automation Conference (**DAC**), June., 2003